Code Of Divergence₅

citizen's public domain computer system

2³ ~ 3²

JML

DRAFT

2⁸ ~ 3⁵

Introduction

Nowadays computer are designed using binary logic, but ternary logic is investigated as an alternative since long time ago in the history of computer science.

Our world is made of approximations. Every human being are nearly the same but not fully the same. In this document we try to find common features of binary and ternary logic to build an approximation of the best hybrid computer system.

Numeral system

Table of power of 2 and 3 with their maximal balanced signed value:

power  0 1 2  3  4   5   6   7    8      9    10   11   12   13
base2  1 2 4  8 16  32  64  128  256   512  1024 2048 4096 8192
+/-b2  0 0 1  3  7  15  31   63  127   255   511 1023 2047 4095
base3  1 3 9 27 81 243 729 2187 6561 19683 59049
+/-b3  0 1 4 13 40 121 364 1093 3280  9841 29524

A trit is the basic unit of ternary logic, it can take the value of +1, 0 or -1.

Three balanced trits (a tribble) encoding :

power  2  1  0
base3  9  3  1
-13    -  -  -
-12    -  -  0
-11    -  -  +
-10    -  0  -
 -9    -  0  0
 -8    -  0  +
 -7    -  +  -
 -6    -  +  0
 -5    -  +  +
 -4    0  -  -    T
 -3    0  -  0    A
 -2    0  -  +    G
 -1    0  0  -    C
  0    0  0  0    0
  1    0  0  +    1
  2    0  +  -    2
  3    0  +  0    3
  4    0  +  +    4
  5    +  -  -
  6    +  -  0
  7    +  -  +
  8    +  0  -
  9    +  0  0
 10    +  0  +
 11    +  +  -
 12    +  +  0
 13    +  +  +

CPU

ADD
SUB
SHIFT
CONS
ANY
XOR
LD
ST
JMP
BEQZ
BNEZ
BLTZ
BGTZ
BLEZ
BGEZ

Binary Coded Ternary

We encode a single trit as two bits in binary.

- = 10
0 = 00
+ = 01

MSCII - Morse Standard Code for Information Interchange

long  = -  (10) -
short = +  (01) .
pause = 0  (00)

-.-.--       '!'
.-..-.   '"'
...-..-  '$'
.--.-    '%'
.-...    '&'
.----.   '''
-.--.    '('
-.--.-   ')'
--..-    '*'
.-.-.    '+'
--..--   ','
-....-   '-'
.-.-.-   '.'
-..-.    '/'
-----    '0'
.----    '1'
..---    '2'
...--    '3'
....-    '4'
.....    '5'
-....    '6'
--...    '7'
---..    '8'
----.    '9'
---...   ':'
-.-.-.   ';'
----     '<'
-...-    '='
---.     '>'
..--..   '?'
.--.-.   '@'
.-.-     '['
...-.    '\'
.-..-    ']'
......   '^'
..--.-   '_'
.-      'a'
-...      'b'
-.-.     'c'
-..     'd'
.       'e'
..-.       'f'
--.     'g'
....      'h'
..      'i'
.---      'j'
-.-     'k'
.-..      'l'
--      'm'
-.      'n'
---     'o'
.--.        'p'
--.-     'q'
.-.     'r'
...     's'
-       't'
..-     'u'
...- 'v'
.--     'w'
-..-      'x'
-.--     'y'
--..     'z'
..--     '{'
...-..   '|'
..--.    '}'
.......  '~'

Conclusion

This paper presented the design of a "new" computer.

References

[1]: The Ternary Manifesto^[1], 2007
[2]: a working ternary computer^[2]
[3]: An open source RISC based balanced ternary computer research project^[3]
[4]: numeral system^[4]
[5]: An Optimal Gate Design for the Synthesis of Ternary Logic Circuits^[5]
[6]: a Low Power Ternary Full Adder^[6]
[7]: Ternary Circuits with Binary Integrated Circuits^[7]
[8]: Low Power Dissipation MOS Ternary Logic Family^[8]
[9]: CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits^[9]
[10]: Design of ternary clock generator^[10]
[11]: Ternary Logic Design in Topological Quantum Computing^[11]
[12]: Modeling Of Combinational Circuits Based On Ternary Multiplexer Using VHDL^[12]
[13]: Ternary Arithmetic Pipeline Architectures using multi-bit Memristors^[13]
[14]: Design Of 3-Valued R-S & D Flip - Flops Based on Simple Ternary Gates^[14]
[15]: Design of Ternary Operations Utilizing Flow-Based Computing^[15]
[16]: Design And Implementation Of 2 Bit Ternary ALU Slice^[16]
[17]: Design of a Ternary Edge-Triggered D Flip-Flap-Flop for Multiple-Valued Sequential Logic^[17]
[18]: Optimization of 1-Bit ALU using Ternary Logic^[18]
[19]: Realization Of Ternary Reversible Circuits Using Improved Gate Library^[19]
[20]: Design and Implementation of 16-Bit MAC Ternary Multiplier^[20]
[21]: Ternary Digital System: Concepts and Applications^[21]
[22]: Reversible/Quantum ternary ALU design^[22]
[23]: Design and Implementation of Ternary Logic^[23]
[24]: Ternary Logic Circuits for VLSI ^[24]
[25]: Efficient CNTFET-based Ternary Full Adder Cells for Nanoelectronics^[25]
[26]: High Performance CNFET-based Ternary Full Adders^[26]
[27]: A Balanced Ternary Multiplication Circuit Using Recharged Semi-Floating Gate Devices^[27]
[28]: Quinary^[28]
[29]: History of Ternary computers^[29]
[30]: Ternary Computing Testbed^[30]
[31]: Samsung researchers^[31]
[32]: The Ternary Manifesto^[32]
[33]: TriINTERCAL^[33]
[34]: why no ternary?^[34]
[35]: Third Base^[35]
[36]: trinary wiki^[36]
[37]: Trinary computer simulator^[37]
[38]: The SETUN computer^[38]
[39]: MOS Ternary Computer System^[39]
[40]: Ternary inverter^[40]
[41]: Residue Number Systems in C++^[41]
[42]: Wikipedia RNS^[42]
[43]: A new Moduli set for residue number system in ternary valued logic^[43]
[44]: Ternary computer emulator^[44]
[45]: Möbius strip^[45]
[46]: Integrated circuit ternary logic^[46]
[47]: 3-valued logic^[47]
[48]: Balanced ternay logic circuits^[48]
[49]: use base 3^[49]
[50]: Designing of ternary logic gates^[50]
[51]: Homebrew ternary computer^[51]
[52]: Ternary logic^[52]
[53]: Building a base 3 computer^[53]
[54]: First principle of ternary logic^[54]
[55]: ternary half adder^[55]
[56]: SQL-3VL^[56]
[57]: Design & implementation^[57]
[58]: Ripple adder in binary and ternary logic^[58]
[59]: Binary implemented ternary logic^[59]
[60]: Ternary calculator^[60]
[61]: Timothy H. videos^[61]
[62]: ternary logic computer videos^[62]
[63]: Quinary^[63]
[64]: Seximal^[64]
[65]: 7th dimension^[65]
[66]: Multifractal^[66]
[67]: Mechanical ternary calculating machine^[67]
[68]: Ternary logic in parallel multipliers^[68]
[69]: Ternary multiplication circuits using 4-input adder cells and carry look-ahead^[69]
[70]: Pseudo-ternary number system^[70]
[71]: SU1078632 Ternary complex trigger^[71]
[72]: SU1188887 Ternary asynchronous counting trigger variants^[72]
[73]: SU1422405 Ternary counting trigger^[73]
[74]: SU1466009 Ring counter on potential logic elements^[74]
[75]: SU599332 Fast ternary trigger^[75]
[76]: SU764138 Ternary counter on multiplexers^[76]
[77]: SU780207 Ternary counting trigger^[77]
[78]: US2002158663 Non-binary digital logic element and circuit design therefor^[78]
[79]: US3641327 Unambiguous digital processing of dual binary tree-valued codes^[79]
[80]: US3764919 N-ary of flip-flop cells^[80]
[81]: US3893086 Asynchronous spatial shift register circuit^[81]
[82]: SU1264335 Inverter^[82]
[83]: SU1370735 Inverter^[83]
[84]: SU1539991 Level converter^[84]
[85]: SU1539993 CMOS inverter^[85]
[86]: SU1582352 Logical element^[86]
[87]: SU1629986 CMOS inverter^[87]
[88]: SU1679621 CMOS switch^[88]
[89]: US4443720 Bootstrap circuit^[89]
[90]: SETUN reflections^[90]
[91]: SU391562 Control device for computer with magazine memory^[91]
[92]: Flash ADC using resonant-tunneling circuits^[92]
[93]: Ternary-to-analog converters using resistor ladders^[93]
[94]: Framework for Design of Multivalued Logic Using CMOS Ternary Switches^[94]
[95]: Design of ternary I2L circuits based on grounded switches^[95]
[96]: Fast Parallel Algorithm for Ternary Multiplication Using I2L^[96]
[97]: Fast parallel algorithm for ternary multiplication using multivalued I2L technology^[97]
[98]: SU1067534 Multi-level memory cell^[98]
[99]: SU1226653 Injection storage-inverter^[99]
[100]: SU1471300 Injected switching device^[100]
[101]: SU600729 Analogue digital converter^[101]
[102]: SU809559 Analog digital converter^[102]
[103]: US4140920 Multivalued I2L circuitry and method.djvu^[103]
[104]: US4140920 Multivalued I2L circuitry and method^[104]
[105]: Implementation of Ternary Circuits with Binary ICs^[105]
[106]: JP4208708 Three-directional information holder^[106]
[107]: Proposal for the Implementation of Ternary Circuits^[107]
[108]: SU1298863 Trigger with injection mode^[108]
[109]: SU662971 Dynamic memory element^[109]
[110]: Application of CMOS ternary logic to asynchronous circuits^[110]
[111]: Asynchronous Ternary Logic Signaling System^[111]
[112]: Delay-insensitive circuits with CMOS ternary logic^[112]
[113]: Detection scheme for self-timed circuit using ternary logic^[113]
[114]: Ternary Schmitt trigger by its sequential characteristics^[114]
[115]: Ternary Switch Using CMOS Recharge Semi Floating Gate^[115]
[116]: SU662971 Dynamic memory element^[116]
[117]: Ternary Fuzzy Processor^[117]
[118]: US4860243 Fuzzy logic semifinished IC.djvu^[118]
[119]: Ternary logic circuit for error detection and error correction^[119]
[120]: Ternary logic in a positional control system^[120]
[121]: Three-valued Karnaugh Maps^[121]
[122]: US5017817 Basic circuitry for multivalued logic systems^[122]
[123]: US5917338 Implication circuits for Lukasiewicz logic arrays.djvu^[123]
[124]: US6018475 MOS memory point^[124]
[125]: US6133754 SUS Multiple-valued logic circuit architecture.djvu^[125]
[126]: A CMOS ternary ROM chip^[126]
[127]: A Framework Using CMOS Ternary Switches^[127]
[128]: CMOS ternary flip-flops and their applications^[128]
[129]: CMOS ternary logic circuits^[129]
[130]: DE19832101 Implementing basic ternary circuits using CMOS technology^[130]
[131]: Depletion-Enhancement CMOS Low Power Three-Valued Logic^[131]
[132]: Design of Ternary COS-MOS Memory and Sequential Circuits^[132]
[133]: GB1563821 Ternary logic circuits with CMOS devices^[133]
[134]: JP2005080257 CMOS driver and inverter circuits^[134]
[135]: Low power dissipation MOS ternary logic family^[135]
[136]: Multiple-Valued Static CMOS Memory Cell^[136]
[137]: New Capabilities of the CMOS Inverter^[137]
[138]: RU2012100 Output integrated CMOS inverter^[138]
[139]: SU1499482 Three-valued universal element^[139]
[140]: US4107549 Ternary logic circuits with CMOS integrated circuits^[140]
[141]: US5815436 Multi-level nonvolatile semiconductor memory.djvu^[141]
[142]: SU1336226 Two-input ternary NAND element^[142]
[143]: SU1336227 Three-level follower gate^[143]
[144]: SU1431064 Three-valued MOS NAND element^[144]
[145]: SU1598160 Three-valued storage element^[145]
[146]: n-MOS Realization Of Ternery Functions^[146]
[147]: D-flip-flop and shift register using tunnel transistors^[147]
[148]: US3600603 Ternary logic circuit with BJT pair and tunnel diodes^[148]
[149]: A DOL CMOS Static Memory Cell^[149]
[150]: A Ternary Schmitt Trigger^[150]
[151]: Digital devices based on lambda diodes^[151]
[152]: SU1208601 Analog switch^[152]
[153]: SU1347153 D-trigger on JFETs^[153]
[154]: SU1466000 Analogue switch^[154]
[155]: SU584430 Multistable static device^[155]
[156]: SU875636 Analogue switch^[156]
[157]: SU903980 Storage element^[157]
[158]: Static RAM cell for ternary logic^[158]
[159]: US4532439 Circuit with increased noise margin^[159]
[160]: US4568842 D-Latch circuit using MOSFETs^[160]
[161]: Generalized Principle of the Golden Section and its applications^[161]
[162]: Matrix arithmetic based on Fibonacci matrices^[162]
[163]: On a new class of hyperbolic functions^[163]
[164]: Ternary mirror-symmetrical application to DSP^[164]
[165]: Ternary mirror-symmetrical number system and arithmetic^[165]
[166]: prof^[166]
[167]: Digital technology^[167]
[168]: Ternary computer science^[168]
[169]: Fibonacci computers^[169]
[170]: Symetric Ternary code-to-voltage^[170]
[171]: A ternary logic^[171]
[172]: MC14500B Handbook^[172]
[173]: MIPS RISC Architecture^[173]
[174]: Mechanical computer^[174]
[175]: Binary Coded Ternary^[175]
[176]: SETUN emulator^[176]
[177]: Gigatron TTL binary computer^[177]
[178]: Design of Ternary D Flip-Flop Using Neuron MOSFET^[178]
[179]: Design of Ternary Logic and Arithmetic Circuits Using GNRFET^[179]
[180]: Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic^[180]
[181]: A New CMOS Ternary Logic Design for Low-power Low-voltage Circuits^[181]
[182]: Design and Implementation of Ternary Logic Integrated Circuits by Using Novel Two-Dimensional Materials^[182]
[183]: A Survey of ReRAM-Based Architectures for Processing-In-Memory and Neural Networks^[183]
[184]: FPGA Synthesis of Ternary Memristor-CMOS Decoders^[184]
[185]: A Reconfigurable 4T2R ReRAM Computing In-Memory Macro for Efficient Edge Applications^[185]
[186]: A review on the design of ternary logic circuits^[186]
[187]: Building The First Ternary Microprocessor^[187]
[188]: DSSP programming language^[188]
[189]: Ternary virtual machine^[189]
[190]: More on Ternary Logic^[190]
[191]: Introdustion to Meatmathematcs^[191]
[192]: Regular Ternary Logic Functions—Ternary Logic Functions Suitable for Treating Ambiguity^[192]
[193]: A Survey of Ternary Optical Computer Research^[193]
[194]: Ternary Logic with Stateful Neural Networks Using a Bilayered TaOX-Based Memristor Exhibiting Ternary States^[194]
[195]: B2T: The Third Logical Value of a Bit^[195]
[196]: Ternary Computing to Stengthen Cybersecurity^[196]
[197]: Key Exchange using Ternary system to Enhance Security^[197]
[198]: Application three-valued logic in symmetric block encryption algorithms^[198]
[199]: BENCHMARKING TERNARY COMPUTING FOR INCREASED INFORMATION ASSURANCE^[199]
[200]: Minimization of Bitsliced Representation of 4×4 S-Boxes based on Ternary Logic Instruction^[200]
[201]: Algorithms for Ternary Number System^[201]
[202]: DESIGN A HIGH SPEED A TERNARY MULTIPLIER FOR CRYPTOGRAPHIC SYSTEM^[202]
[203]: Ternary Hashing^[203]
[204]: Symmetric Ternary Logic and Its Systematic Logic Composition Methodology^[204]
[205]: A. Cauchy. Sur les moyens d’éviter les erreurs dans les calculs numériques. Oeuvres complètes Série 1, tome 5 pp431-442^[205]
[206]: Ternary to binary converter design in CMOS using multiple input floating gate MOSFETS^[206]
[207]: Creating a Ternary Computer Simulator^[207]
[208]: A Universal Method for Designing Multi-Digit Ternary to Binary Converter Using CNTFET^[208]
[209]: Ternary and quaternary logic to binary bit conversion CMOS integrated circuit design using multiple input floating gate MOSFETs^[209]
[210]: MTCMOS Sequential Circuits^[210]
[211]: MTCMOS-based Ternary to Binary Converter^[211]
[212]: Arithmetic with Binary-Encoded Balanced Ternary Numbers^[212]
[213]: Truncated ternary multipliers^[213]
[214]: Implementation of a Simple Ternary System^[214]
[215]: Ternary is the new binary^[215]
[216]: Optimizing Ternary Multiplier Design with Fast Ternary Adder^[216]
[217]:Extreme low power using ternary arithmetic^[217]
[218]: Working ternary ALU^[218]
[219]: High-Efficient Circuits for Ternary Addition^[219]
[220]: Implementation of a Simple Ternary System^[220]
[221]: Arithmetic Logic Design with ColorCoded Ternary for Ternary Computing^[221]
[222]: Soviet Computer Technology - 1959^[222]
[223]: Beyond CMOS: Ternary and mixed radix CNTFET circuit design, simulation and verification^[223]
[224]: The Balanced Ternary Machines of Soviet Russia^[224]
[225]: IMPROVED QUANTUM TERNARY ARITHMETIC^[225]
[226]: Demonstration of Complementary Ternary Graphene Field-Effect Transistors^[226]
[227]: Factoring with Qutrits: Shor’s Algorithm on Ternary and Metaplectic Quantum Architectures^[227]
[228]: HIGH SPEED BI-DIRECTIONAL BINARY-TERNARY INTERFACE WITH CNTFETS^[228]
[229]: Automated synthesis of netlists for ternary-valued n-ary logic functions in CNTFET circuits^[229]
[230]: A study of CNTFET implementations for ternary logic and data radix conversion^[230]
[231]: Citizen's computer wishlist^[231]
[232]: 5500FP^[232]
[233]: Design and Evaluation Frameworks for Advanced RISC-based Ternary Processor^[233]
[234]: MIPS R4000 Microprocessor User’s Manual^[234]
[235]: Exploring ternary logic using MOSFETS^[235]